

FIG. 1A




FIG. 1B




FIG. 2



FIG. 3A




FIG. 3B




FIG. 4A





FIG. 4B



FIG. 5

**FIG. 6**




FIG. 7

Title: MULTI-CELL RESISTIVE MEMORY ARRAY
ARCHITECTURE WITH SELECT TRANSISTOR




FIG. 8



FIG. 9

